-	Application N .	Applicant(s)
Notice of Allowability	10/604,106	PEREIRA, DAVID
Notice of Allowability	Examin r	Art Unit
	Jean B Jeanglaude	2819
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI	(OR REMAINS) CLOSED in this app or other appropriate communication IGHTS. This application is subject to	plication. If not included will be mailed in due course. THIS
1. This communication is responsive to <u>06-26-04</u> .		
2. The allowed claim(s) is/are <u>1-6</u> .		
3. The drawings filed on <u>06 January 2004</u> are accepted by the Examiner.		
 4. ☐ Acknowledgment is made of a claim for foreign priority una) ☐ All b) ☐ Some* c) ☐ None of the: 1. ☐ Certified copies of the priority documents have 2. ☐ Certified copies of the priority documents have 3. ☐ Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). * Certified copies not received: 	been received. been received in Application No	
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requirements
5. A SUBSTITUTE OATH OR DECLARATION must be submit INFORMAL PATENT APPLICATION (PTO-152) which give		
6. CORRECTED DRAWINGS (as "replacement sheets") mus	at be submitted	
(a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached		
1) hereto or 2) to Paper No./Mail Date		
(b) ☐ including changes required by the attached Examiner's Paper No./Mail Date	s Amendment / Comment or in the O	ffice action of
Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the		
7. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT I	sit of BIOLOGICAL MATERIAL m FOR THE DEPOSIT OF BIOLOGICA	nust be submitted. Note the AL MATERIAL.
Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)	6. Interview Summary	
 Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date Examiner's Comment Regarding Requirement for Deposit 		e nent/Comment nt of Reasons for Allowance
of Biological Material	9. □ Other Jle	M Burner Handlaude Jean Bruner Jeanglaude Primary Examiner

Art Unit: 2819

Reasons For Allowance

Claims 1 - 6 are allowable.

The following is an examiner's statement of reasons for allowance: the prior arts made of record, in combination with other limitations of the claims, fail to disclose a converter circuit for converting a double width data bus transmitting data at a single rate to a single width data bus transmitting data at a double rate comprising a data mixer for mixing even data d_n and odd data d_{n+1} to generate two mixed data characterized as d_nmix and d_{n+1}mix respectively, wherein d_nmix is a result of multiplexing of d_n and inverted data NOT(d_n) by mixed data d_{n+1}mix on a rising edge n of the positive clock and d_{n+1} mix is a result of multiplexing of d_{n+1} and inverted data NOT(d_{n+1}) by mixed data d_nmix on a rising edge of the negative clock; an XOR circuit for performing an XOR function on mixed data d_nmix and d_{n+1}mix to generate first output data and for n performing an XOR function on mixed data d_{n+1}mix and d_{n+2} mix to generate second output data, to enable transmission of the first output data and the second output data on a single width data bus at a double rate; and a second clock generator for generating a second clock synchronous with the first output data and the second output data. Also, in combination with other limitations of the claims the prior arts made of record fail to suggest a converter for converting a double width data bus transmitting data at a single rate to a single width data bus transmitting data at a double rate comprising a fourth data latch having a clock input and a data input coupled to a second multiplexer to latch an output of the second multiplexer at a next clock cycle, the clock inputs of a third data latch and the fourth data latch being configured to receive the negative clock; wherein

Application/Control Number: 10/604,106

Art Unit: 2819

the first control input is connected to an output of the fourth data latch and the second control input is connected to an output of a second data latch, so as to generate data d_nmix at the output of the second data latch and data d_{n+1}mix at the output of the fourth data latch; a first inverter for generating the complement of data d_nmix characterized as d_nmixinv, a second inverter for generating the complement of data d_{n+1}mix characterized as d_{n+1}mixinv; a fifth data latch having a clock input coupled to the positive clock and a data input given by d_nmix; a sixth data latch having a clock input coupled to the negative clock and a data input given by d_{n+1}mixinv; a first NAND gate connected to outputs of the fifth data latch and a sixth data latch respectively, a seventh data latch having a clock input coupled to the positive clock and a data input given by d_nmixinv, an eighth data latch having a clock input coupled to the negative clock and a data input given by d_{n+1}mix; a second NAND gate connected to outputs of the seventh data latch and the eighth data latch respectively, and a third NAND gate connected to outputs of the first NAND gate and the second NAND gate.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

2. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Page 3

Application/Control Number: 10/604,106

Art Unit: 2819

3. Tomita et al. (US patent Number 5,870,038) discloses a circuit for converting

Page 4

sampling phase of digital data.

4. Ahn (US patent Number 6,480,512) discloses a method and device for

converting bit rate of serial data.

5. Porter et al. (US Patent Number 6,516,363) discloses an output data path having

selectable data rates.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Jean B Jeanglaude whose telephone number is 571-

272-1804. The examiner can normally be reached on Monday - Friday 7:30 A. M. - 5:00

P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Michael Tokar can be reached on 571-272-1812. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Jean Bruner Jeanglaude

Han Bruner Slandlande

Primary Examiner

June 3, 2004